


**The RF Sub-Micron MOSFET Line**  
**RF Power Field Effect Transistors**  
**N-Channel Enhancement-Mode Lateral MOSFETs**

Designed for broadband commercial and industrial applications with frequencies from 865 to 895 MHz. The high gain and broadband performance of these devices make them ideal for large-signal, common-source amplifier applications in 26 volt base station equipment.


- Typical N-CDMA Performance @ 880 MHz, 26 Volts,  $I_{DQ} = 1100$  mA  
IS-95 CDMA Pilot, Sync, Paging, Traffic Codes 8 Through 13  
Output Power — 25 Watts Avg.  
Power Gain — 17.8 dB  
Efficiency — 25%  
Adjacent Channel Power —  
750 kHz: -47 dBc @ 30 kHz BW
- Internally Matched, for Ease of Use
- High Gain, High Efficiency and High Linearity
- Integrated ESD Protection
- Designed for Maximum Gain and Insertion Phase Flatness
- Capable of Handling 10:1 VSWR, @ 26 Vdc, 880 MHz, 135 Watts CW Output Power
- Excellent Thermal Stability
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- Available in Tape and Reel. R3 Suffix = 250 Units per 32 mm, 13 inch Reel.
- Available with Low Gold Plating Thickness on Leads. L Suffix Indicates 40 $\mu$ m Nominal.

**MRF9135L**  
**MRF9135LR3**  
**MRF9135LSR3**

**880 MHz, 135 W, 26 V**  
**LATERAL N-CHANNEL**  
**RF POWER MOSFETs**



**CASE 465-06, STYLE 1**  
**NI-780**  
**MRF9135L**



**CASE 465A-06, STYLE 1**  
**NI-780S**  
**MRF9135LSR3**

**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	65	Vdc
Gate-Source Voltage	$V_{GS}$	-0.5, +15	Vdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25 $^\circ\text{C}$	$P_D$	298 1.7	Watts W/ $^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$
Operating Junction Temperature	$T_J$	200	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.6	$^\circ\text{C}/\text{W}$

**ESD PROTECTION CHARACTERISTICS**

Test Conditions	Class
Human Body Model	1 (Minimum)
Machine Model	M2 (Minimum)
Charge Device Model	C7 (Minimum)

NOTE - **CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$ , 50 ohm system unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**OFF CHARACTERISTICS**

Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 65\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )	$I_{DSS}$	—	—	10	$\mu\text{Adc}$
Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 26\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )	$I_{DSS}$	—	—	1	$\mu\text{Adc}$
Gate-Source Leakage Current ( $V_{GS} = 5\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	—	—	1	$\mu\text{Adc}$

**ON CHARACTERISTICS**


Gate Threshold Voltage ( $V_{DS} = 10\text{ Vdc}$ , $I_D = 450\ \mu\text{A}$ )	$V_{GS(th)}$	2	2.8	4	Vdc
Gate Quiescent Voltage ( $V_{DS} = 26\text{ Vdc}$ , $I_D = 1100\text{ mAdc}$ )	$V_{GS(Q)}$	3	3.7	5	Vdc
Drain-Source On-Voltage ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 3\text{ Adc}$ )	$V_{DS(on)}$	—	0.19	0.4	Vdc
Forward Transconductance ( $V_{DS} = 10\text{ Vdc}$ , $I_D = 9\text{ Adc}$ )	$g_{fs}$	—	12	—	S

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{DS} = 26\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz, $V_{GS} = 0\text{ Vdc}$ )	$C_{oss}$	—	109	—	pF
Reverse Transfer Capacitance ( $V_{DS} = 26\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz, $V_{GS} = 0\text{ Vdc}$ )	$C_{rss}$	—	4.4	—	pF

**FUNCTIONAL TESTS** (In Motorola Test Fixture, 50 ohm system) Single-Carrier N-CDMA, 1.2288 MHz Channel Bandwidth Carrier, Peak/Avg. Ratio = 9.8 dB @ 0.01% Probability on CCDF

Common-Source Amplifier Power Gain ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 880.0\text{ MHz}$ )	$G_{ps}$	16	17.8	—	dB
Drain Efficiency ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 880.0\text{ MHz}$ )	$\eta$	22	25	—	%
Adjacent Channel Power Ratio ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 880.0\text{ MHz}$ ; ACPR @ 25 W, 1.23 MHz Bandwidth, 750 kHz Channel Spacing)	ACPR	—	-47	-45	dBc
Input Return Loss ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 880.0\text{ MHz}$ )	IRL	—	-13.5	-9	dB
Common-Source Amplifier Power Gain ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 865\text{ MHz}$ and $895\text{ MHz}$ )	$G_{ps}$	—	17	—	dB
Drain Efficiency ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 865\text{ MHz}$ and $895\text{ MHz}$ )	$\eta$	—	24	—	%
Adjacent Channel Power Ratio ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 865\text{ MHz}$ and $895\text{ MHz}$ ; ACPR @ 25 W, 1.23 MHz Bandwidth, 750 kHz Channel Spacing)	ACPR	—	-46	—	dBc
Input Return Loss ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 25\text{ W Avg.}$ N-CDMA, $I_{DQ} = 1100\text{ mA}$ , $f = 865\text{ MHz}$ and $895\text{ MHz}$ )	IRL	—	-12.5	—	dB
Output Mismatch Stress ( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 135\text{ W CW}$ , $I_{DQ} = 1100\text{ mA}$ , $f = 880.0\text{ MHz}$ , VSWR = 10:1, All Phase Angles at Frequency of Tests)	$\Psi$	No Degradation In Output Power			



Z1	0.430" x 0.080" Microstrip	Z11	0.105" x 0.630" Microstrip
Z2	0.430" x 0.080" Microstrip	Z12	0.145" x 0.630" Microstrip
Z3	0.800" x 0.080" Microstrip	Z13	0.200" x 0.630" x 0.220" Taper
Z4	0.200" x 0.220" Microstrip	Z14	0.180" x 0.220" Microstrip
Z5	0.110" x 0.220" Microstrip	Z15	0.110" x 0.220" Microstrip
Z6	0.175" x 0.220" Microstrip	Z16	0.200" x 0.220" Microstrip
Z7	0.200" x 0.220" x 0.630" Taper	Z17	0.900" x 0.080" Microstrip
Z8	0.250" x 0.630" Microstrip	Z18	0.360" x 0.080" Microstrip
Z9	0.050" x 0.630" Microstrip	Z19	0.410" x 0.080" Microstrip
Z10	0.050" x 0.630" Microstrip	PCB	Arlon GX-0300-55-22, 0.030", $\epsilon_r = 2.55$

Figure 1. 880 MHz Test Circuit Schematic

Table 1. 880 MHz Test Circuit Component Designations and Values

Part	Description	Value, P/N or DWG	Manufacturer
B1, B2	Short Ferrite Beads, Surface Mount	95F786	Newark
C1, C7, C17, C18	47 pF Chip Capacitors, B Case	100B470JP 500X	ATC
C2, C16	0.6-4.5 Gigatrim Variable Capacitors	44F3360	Newark
C3	8.2 pF Chip Capacitor, B Case	100B8R2BP 500X	ATC
C4, C15	0.8-8.0 Gigatrim Variable Capacitors	44F3360	Newark
C5, C6	12 pF Chip Capacitors, B Case	100B120JP 500X	ATC
C8	20K pF Chip Capacitor, B Case	200B203MP50X	ATC
C9, C20, C21, C22	10 $\mu$ F, 35 V Tantalum Capacitors	93F2975	Newark
C10, C11, C12, C13	7.5 pF Chip Capacitors, B Case	100B7R5JP 500X	ATC
C14	11 pF Chip Capacitor, B Case	100B110JP 500X	ATC
C19	0.56 $\mu$ F, 50 V Chip Capacitor	C1825C564K5RA7800	Kemet
C23	470 $\mu$ F Electrolytic Capacitor	14F185	Newark
L1, L2	12.5 nH Coilcraft inductors	A04T-5	Coilcraft
WB1, WB2	10 mil Brass Shim (0.205 x 0.530)	RF-Design Lab	RF-Design Lab






Figure 2. 880 MHz Test Circuit Component Layout


## TYPICAL CHARACTERISTICS




**Figure 3. Class AB Broadband Circuit Performance**




**Figure 4. Power Gain versus Output Power**



**Figure 5. Intermodulation Distortion versus Output Power**




**Figure 6. Intermodulation Distortion Products versus Output Power**




**Figure 7. Power Gain and Efficiency versus Output Power**


### TYPICAL CHARACTERISTICS




**Figure 8. Power Gain, Efficiency and IMD versus Output Power**



**Figure 9. N-CDMA Performance Output Power versus Gain, ACPR, Efficiency**



**Figure 10. Typical CDMA Spectrum**



$V_{DD} = 26 \text{ V}$ ,  $I_{DQ} = 1100 \text{ mA}$ ,  $P_{out} = 25 \text{ W Avg.}$

f MHz	$Z_{source}$ $\Omega$	$Z_{load}$ $\Omega$
865	$1.15 + j0.3$	$1.17 - j0.24$
880	$1.25 + j0.5$	$1.22 - j0.1$
895	$1.35 + j0.75$	$1.32 - j0.07$

$Z_{source}$  = Test circuit impedance as measured from gate to ground.

$Z_{load}$  = Test circuit impedance as measured from drain to ground.




Figure 11. Series Equivalent Input and Output Impedance



# NOTES



# NOTES

# NOTES

# PACKAGE DIMENSIONS



Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola Inc, 2003

**HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-800-521-6274 or 480-768-2130

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center,  
3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573, Japan  
81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,  
2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong  
852-26668334

**HOME PAGE:** <http://motorola.com/semiconductors>

